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1. INTRODUCTION 
1.1. Floating Point Acceleration Using FPGAs 
Current deep submicron technologies brought FPGAs with extraordinary logic den-
sity and speed [Kuon and Rose 2007]. They can be used to implement complex appli-
cations, including floating-point ones [Scrofano et al. 2008; Underwood 2004; Woods 
and VanCourt 2008; Zhuo and Prasanna 2008]. This has sparked the development of 
floating-point units targeting FPGAs, first for the basic operators mimicking thoses 
found in microprocessors [Belanovic and Leeser 2002; Louca et al. 1996; Shirazi et al. 
1995], then more recently for operators which are more FPGA-specific, for instance 
accumulators [Bodnar et al. 2006; de Dinechin et al. 2008; Luo and Martonosi 2000; 
Wang et al. 2006] or elementary functions [de Dinechin and Pasca 2010; Detrey and 
de Dinechin 2007; Doss and Riley 2004; Pineiro et al. 2004]. 
The FloPoco project1 aims at providing high-quality, portable and open-source opera-
tors for floating-point computing on FPGAs. This article describes the implementation 
http://flopoco.gforge.inria.fr/ 
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of an operator for the power function xy in this context. This function appears in many 
scientific or financial computing kernels [Echeverría Aramendi 2011; Rebonato 2002]. 
1.2. The Power Function and Its Floating-Point Implementation 
The power function is classically defined as xy, and its usual floating-point implemen-
tation was included as the pow function of the C99 standard. For positive x, the value 
of xy can be computed thanks to the equation: 
x
y
=e
yxlnx
. (1) 
For x < 0, xy is still defined for integer y, although not through the previous formula: 
in this case 
x
y
 = (-l)y-\x\y = ( - l ) V x l n M . (2) 
The value one wants to assign to special cases such as 0° depends on the context. On 
the one hand, one may consider that this y = 0 is an integer. Then 0° will naturally 
occur in polynomial evaluation, for instance, and its value should be defined by conti-
nuity as 1. On the other hand, if one considers that j = 0 is the limit of some real series 
converging to 0, then the value of 0° can be anything, and should be left undefined. 
The C99 pow function was a necessarily inconsistent tradeoff between the require-
ments of these different contexts. Its behaviour is summarized in Table I: pow(x.y) is 
defined for x and y real numbers, and special handling is provided for negative x in 
combination with integer y. 
The 2008 revision of the floating-point standard IEEE 754 [IEEE Computer Society 
2008] had to keep this pow function for backward compatibility, but provided a way 
to avoid its inconsistencies by offering in addition the following two cleaner and more 
consistent functions. 
— pown(x,n) is defined only for integer n. This is the function that should be used in 
polynomial evaluators for instance. The standard also includes rootn(x ,n) defined 
i 
as i » . 
— powr(x.y) is defined only by Equation (1), and in particular is undefined for 
negative x. 
This work covers the two IEEE 754-2008 functions whose special cases are pre-
sented in Table I: the traditional pow function inherited from C99, the more modern 
powr function, which is actually simpler to implement. Note however that these imple-
mentations are not strictly speaking IEEE 754-compliant, since they operate on the 
FPGA-specific floating-point formats presented in Section 2.1. 
1.3. Previous Work 
As the pow function is defined by the C99 standard, most mathematical libraries (libm) 
provide an implementation of this function, based on Equations (1) and (2). A detailed 
description of last-bit accurate implementations in single, double, double-extended and 
quadruple precisions is given in Markstein's book [Markstein 2000]. The interested 
reader will also find accurate open-source implementations in the l ibu l t im library 
included in the GNU gl ibc , in the CRLibm project,2 or in the MPFR library3 
Concerning hardware implementations, [Harris 2004] presents an implementation 
of (1) targeted to OpenGL lightning applications: it inputs and outputs single-precision 
floating-point numbers, but the inputs have a restricted range and the output actually 
wraps a low-accuracy (8 bits) fixed-point result. A detailed error analysis based on this 
specification enables a low area, table-based implementation of both exponential and 
logarithm. However, this work is very application-specific. A more generic implemen-
tation is presented in Pineiro et al. [2004]. It is also based on (1), where exponential 
and logarithm are evaluated by high-radix iterative algorithms using redundant num-
ber representations. It is unclear whether this work was implemented, and the choices 
made (in particular the use of redundant arithmetic) are more suited to VLSI than 
FPGA, where both efficient additions (through fast-carry lines) and efficient multipli-
cations (through embedded multipliers and DSP blocks) are available. More recently, 
some of us [Echeverría and López-Vallejo 2008] presented an xy operator for single pre-
cision. However, tha t implementation only partially handled the error propagation and 
was therefore inaccurate for some inputs. Moreover, the architecture was too specifi-
cally tuned to single precision. 
As Figure 1 shows, Equation (1) has a straightforward translation into an archi-
tecture. Several hardware implementations of exponential [Altera 2008a; de Dinechin 
and Pasca 2010; Detrey and de Dinechin 2007; Detrey et al. 2007; Doss and Riley 2004; 
Ercegovac 1973; Pottathuparambil and Sass 2009; Vázquez and Antelo 2003; Wielgosz 
et al. 2009; Wrathall and Chen 1978] and logarithm [Altera 2008b; de Dinechin 2010; 
Detrey and de Dinechin 2007; Detrey et al. 2007; Ercegovac 1973; Wrathall and Chen 
1978] have been published. Some are easily available: two versions of the FPLibrary 
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Fig. 1. Simplified overview of a power function unit for an input floating-point format (r,f) where r is the 
size in bits of the exponent field (defining the range) and f is the size in bits of the fraction field (defining the 
precision). The intermediate formats (''log; flog) a n < i (rP>fp) must be determined to ensure last-bit accuracy 
at the minimum cost. 
operators released in 2005 [Detrey and de Dinechin 2007] and 2007 [Detrey et al. 
2007] respectively, the Altera megafunctions since 2008 [Altera 2008a, 2008b], and 
the FloPoCo operators since 2009 [de Dinechin 2010; de Dinechin and Pasca 2010]. 
In this work, we use the latest because they alone offer the unique combination of 
features required for this work: they scale to double precision, they are pipelined, and 
they are open-source; we will need to modify both the exponential and the multiplier 
to implement pow and powr efficiently. 
1.4. Outline and contribution 
This article shows how to build an accurate architecture for powr and pow for any preci-
sion. First, an in-depth analysis of Equation (1) in a floating-point context is presented 
in Section 2. This analysis is parameterized by the floating-point format, and has been 
integrated in the FloPoCo tool. The architecture of the operator, built upon existing ex-
ponential, logarithm and multipliers, is presented in Section 3. We need to modify the 
existing exponential and use a truncated rectangular multiplier. A brief discussion of 
the impact of several design decisions is provided. Section 4 evaluates this architecture 
for various precisions. Section 5 concludes. 
An important contribution of this work is an open-source implementation: the in-
terested reader may reproduce or extend our results, and find any missing technical 
details, using the FloPoCo distribution, starting from version 2.3.0. 
2. RANGE AND ERROR ANALYSIS 
In floating-point arithmetic, the result of an operation (here r = xy) must be rounded 
to the target format. Rounding the infinitely accurate result is called correct round-
ing, and entails a maximum error of 0.5 ulps, where the ulp (unit in the last place) 
is the weight of the least significant bit of the result. For an elementary function, en-
suring this error bound requires evaluating the function on a very large intermediate 
precision, typically twice the result precision/" [Muller 2006]. A solution, sometimes 
used in software, is to compute with such precision only when needed [de Dinechin 
et al. 2007; Ziv 1991]. This solution does not allow a fixed-latency hardware imple-
mentation. Therefore (and in line with most software implementations) our goal will 
be to allow a slightly larger error, with an error bound that remains smaller than 1 
ulp. This is called faithful rounding. From another point of view, our hardware oper-
ator shall return one of the two floating-point numbers surrounding the exact result. 
This error bound also ensures that if the exact result is a floating-point number (which 
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Fig. 2. Format of a floating-point number x. 
indeed happens quite often for xy [Lauter and Lefévre 2009]), then our operator will 
return it. 
We first have to discuss the handling of special situations (overflow and underflow), 
which will define the intervals of possible values for the intermediate variables. 
2.1. Floating-Point Formats 
In FloPoCo, a floating-point number x is composed of a sign bit S, an exponent field E 
on r bits, and a normalized significand fraction Fonf bits. In addition, a two-bit exn 
code is used for exceptional cases such as zeroes, infinities and NaN (Not a Number). 
Figure 2 depicts such a number, whose value is x = (-l)s x 1.F x 2E~E° with E$ = 
2 r " 1 - 1. 
This format is inspired by the IEEE 754 standard, but is not strictly compliant with 
it. This standard was designed for processor implementations and makes perfect sense 
there, but for FPGAs, many things can be reconsidered. Firstly, a designer should 
not restrict himself to the 32-bit and 64-bit formats of IEEE 754: he should aim at 
optimizing both exponent and significand size for the application at hand. The floating-
point operators should be fully parameterized to support this. 
Secondly, the IEEE 754 encodings were designed to make the most out of a fixed 
number of bits. In particular, exceptional cases are encoded in the two extremal values 
of the exponent. However, managing these encodings has a cost in terms of perfor-
mance and resource consumption [Echeverría and López-Vallejo 2011]. In an FPGA, 
this encoding/decoding logic can be saved if the exceptional cases are encoded in two 
additional bits. This is the choice made by FloPoCo and other floating-point libraries. A 
small additional benefit is to free the two extremal exponent values, slightly extending 
the range of normal numbers. 
Finally, we choose not to support subnormal numbers, with flushing to zero instead. 
This is the most controversial issue, as subnormals bring with them important prop-
erties such as (x - y = 0) <=>• (x = y), which is not true for FP numbers close to 
zero if subnormals are not supported. However the cost of supporting subnormals is 
quite high, as they require specific shifters and leading-one detectors [Echeverría and 
López-Vallejo 2011]. Besides, one may argue that adding one bit of exponent brings in 
all the subnormal numbers, and more, at a fraction of the cost: subnormals are less 
relevant if the format is fully parameterized. We believe there hasn' t been a clear case 
for subnormal support in FPGA computing yet. 
2.2. Range Analysis 
Lets a and co be the smallest and largest positive floating-point numbers respectively. 
If the exact value of xy is smaller than a or greater than co, we have to return +0 or +oc 
respectively (this is a constraint of the output format). In an implementation based on 
x
y
 = e y x l n x , the result comes from the exponential function. This defines the useful 
range [mp,Mp] of the product/? = y x In x which is input to this function: 
mp = In (a), rounded up 
Mp = In (¿y), rounded down. 
For practical floating-point formats, this range is very small, as can be seen in 
Table II for single and double precision. 
Table II. Range Analysis for the Intermediate Product 
Format 
FloPoCo single precision (8,23) 
FloPoCo double precision (11,52) 
mp 
-88.03 
-709.09 
Mp 
89.41 
710.48 
Analytically, we have co < 22 (this bound is valid both for the IEEE 754 formats 
and the FloPoCo format), therefore Mp < 2 r _ 1 . 
2.3. General Error Analysis 
A last-bit accurate result corresponds to a bound on the total relative error of etotai = 
\u where u = 2~f is the relative value of the ulp. Our goal is to ensure that etotai < 
^total- This total relative error of the operator is defined by 
etotal - —^— - 0 - I- (dJ 
We compute the power function using the formula xy = ey x l l l x ) implemented as three 
suboperators: a logarithm, a multiplication, and an exponential. Obviously, each error 
introduced by the suboperators must be kept under control in order not to harm the 
accuracy of the exponentiation unit. 
We will denote muí, E, and Ln the implementations of the multiplication, exponential 
and logarithm used here. They will entail the following relative errors: 
mul(a, b) 
emul(a,o) = 1 with |emui(a,6)| < emui, (4) 
ab 
E(x) 
f e x p W = — 1 W i t h | e e x p W | < e e X p, (5) 
and 
eiogW = - ¡ 1 with kiogWI < flog- (6) 
The purpose of this section is to define the relationship between ?totai> l^og» ^exp, 
and emui, and deduce from it the architectural parameters that will enable faithful 
rounding at a minimal cost. 
Rewriting (3), we obtain 
_ E(mulQ/,Ln(x)))
 1 
etotal -
 e yx lnx •*•• 
There, we have in the first operator 
Ln(x) = ln(x)(l + qog), 
while in the multiplier 
mulCy,Ln(x)) = yLn(x)(l + emul) 
= y ln(x)(l + q o g ) ( l + emui) 
= y ln(x)(l + ei0g + emui + eiogfmul) 
= yia(x) 
+ y ln(x)(qog + emui + eiogfrnul), 
and hence in the final exponential 
R =E(mulCy,Ln(x))) 
= emul(y,Ln(x)) (1 + e e x p ) 
_ gyln(x) +yln(a:)(e l 0 g+em u l+e l 0 gem u l)^ + ^ ^ 
_
 eyln(x) . gyln(x)(e log+(;mul+(; log(;mul)/^ _|_ N 
and finally the total relative error corresponds to 
etotal = eyln^)(ei°g+emui+qog^ui)(i + € e x p ) _ i. (7) 
In Equation (7), all the terms in the exponential must be small compared to 1, other-
wise the operator cannot be accurate. Therefore, using e z « l + z + z2/2, this equation 
becomes 
etotal = y ln(x)qog + y ln(x)emui + (8) 
where eor¿er2 is a term that gathers all the terms of order 2 or higher in the develop-
ment of (7). Each of these terms is of the order of u2, and for practical values off (i.e., 
f > 8) we have eor¿er2 < e0rder2 = u/16 (a tighter bound is not needed). 
Replacing in (8) all the other errors by their upper bounds, using the bound Mp on 
y\a(x) defined in 2.2, we obtain 
e total = Mp€\0g + MpImui + ee Xp + e0rder2- (9) 
The bound of \u on etotai thus leads to the constraint 
Mp€iog + Mp€mui + e e Xp < l u - e0rder2 = ( 1 ~ 1/16)W. (10) 
A rule of thumb, for an efficient implementation, is to try and balance the contribu-
tions to the total error of the three suboperators, tha t is, balance the impact of emui, 
eexp and q0„ in the previous equation. Indeed, if one suboperator contributes an error 
much smaller than another one, we should try to degrade its accuracy in order to save 
resources. 
This means here that we should aim at 
Mpeiog «a Mp€mui «a e e Xp- (11) 
Let us now turn to each of these terms. 
2.4. Exponential Error Analysis 
We begin with the exponential that produces the output, and we want to extend its 
error analysis to that of the complete exponentiation unit. 
A hardware implementation of the exponential must use internal guard bits to con-
trol its output accuracy. This is typically expressed as 
eOTp = ( l /2 + í.2-*«p)ií, (12) 
where the 1/2 is due to the final rounding, gexp is the number of guard bits that controls 
the accuracy of the internal datapath, and t is a factor that counts the number of last-
bit errors along the datapath, and is determined by the error analysis of the chosen 
implementation. For example, the value t = 18 in Detrey and de Dinechin [2007] was 
refined to t = 7 in the FloPoCo implementation used here [de Dinechin and Pasca 
2010]. An iterative implementation such as Pineiro et al. [2004] or Detrey et al. [2007] 
may have a value of t that depends on the input/output formats. 
Equation (10) now becomes 
Mpelog + M p e m u l + Í . 2 -*«PI Í < (1 - 1/2 - 1 /16) I Í . (13) 
There is one subtlety here. The error analysis in publications related to the expo-
nential, such as Detrey and de Dinechin [2007] and de Dinechin and Pasca [2010], 
assumes an exact input to the exponential. In the implementation of xy, however, the 
input is mul(y,Ln(x)) which is not exact. Its error has been taken into account in the 
error analysis in previous section, however the exponential begins with a shift left of 
the mantissa by up to r bit positions, which could scale up this error by up to 2r. 
To avoid this, we have to modify the architecture of the exponential slightly so that 
the least significant bit after this shift has weight 2~f~gexv, ensuring that the rest of the 
error analysis of the exponential remains valid. Instead of inputting to the exponential 
an /"-bit mantissa, we should input f + r+ gexp bits of the product mul(y, Ln(x)). 
2.5. Logarithm Error Analysis 
To ensure Equation (11), we have to implement a logarithm with a relative error e"iog «s 
t.2~gexTu/Mp. The simplest way is to use a faithful logarithm for a mantissa on /"log = 
f + r - 1 + gexp - Llog2íJ bits- I t s e r r o r w i n be bounded by 2~r+1~gexT+^og^tiu, and as 
Mp < 2r~1 we have Mp?iog < t.2~g^u. 
Architecturally, the mantissa of the input x is simply padded right with zeroes, then 
fed to this logarithm unit. 
2.6. Multiplier Error Analysis 
We first remark that this multiplier has asymmetrical input widths: y is the input, and 
has an /"-bit mantissa. Ln(x) is slightly larger, we just saw that its mantissa will have 
ñog = f + r - 1 +geXp - l_log21\ bits. 
Multiplying these two inputs leads to a 2f + r — 1 +geXp - l_log21\ -bit mantissa when 
computed exactly. We then have three options: 
— round this product to f + r — 1 + gexp - l_log21\ bits, which (as for the log) entails a 
relative error such t ha tM p ? m u i < t.2~gey-'¡'~1u; 
— truncate the multiplier result instead of rounding it, which saves a cycle but doubles 
the error; 
— use a truncated multiplier [Banescu et al. 2010; Wires et al. 2001] faithful to 
2-'"-gexp+Llog2£Jw_ 
This last option will entail the lowest resource consumption, especially in terms of 
embedded multipliers. In addition, the output mantissa size of this multiplier perfectly 
matches the extended input to the exponential unit discussed above. This is the choice 
made for the current implementation. 
2.7. Summing Up 
With the implementation choices detailed above, we have only one parameter left: gexp, 
and Equation (13) now becomes 
t.2~g^u + t.2~g^u + t.2~g^u < (1 - 1/2 - l/16)w, (14) 
which defines the constraint ongexp: 
g e x p > - l 0 g 2 M | ^ . (15) 
Table III. Internal Precision 
format (r,f) 
(8, 23) (single) 
(10,32) 
(11, 52) (double) 
flog 
33 
45 
66 
With the chosen implementation of the exponential [de Dinechin and Pasca 2010] 
(t = 7), we deduce thatgexp = 6 ensures faithful rounding. 
Table III shows the resulting value of f\og for several floating-point formats. 
3. ARCHITECTURE AND IMPLEMENTATION 
This analysis has been integrated in the FloPoCo tool [de Dinechin and Pasca 2011]. 
FloPoCo is an open-source core generator framework that is well suited to the construc-
tion of complex pipelines such as the exponentiation unit described here. Its salient 
feature, compared to traditional design flows based on VHDL and vendor cores, is to 
enable the modular design of flexible pipelines targeting a user-specified frequency 
on a user-specified target FPGA. FloPoCo is written in C++ and generates human-
readable synthesizable VHDL, optimized for a range of Altera and Xilinx targets. 
Figure 3 depicts the architecture for the exponentiation unit xy, showing the inter-
mediate data formats. As can be seen, an exceptions unit completes the logic, while 
only positive bases are fed to the logarithm. This avoids obtaining a NaN result on the 
logarithm unit for the case of negative base and integer exponent. A final unit merges 
exceptions derived directly from the input (following Table I) and exceptions due to 
overflows or underflows in the computation. 
This figure is is relatively independent on the implementation of the underlying 
exponential, logarithm and multiplier cores. Ultimately, most of these computations 
involve pipelined adders [de Dinechin et al. 2010b] and possibly truncated multipliers 
[Banescu et al. 2010; Wires et al. 2001], which are still being actively developed in 
FloPoCo. The results are expected to improve as these subcomponents themselves are 
improved. 
Let us now detail the different subcomponents and discuss possible improvements. 
3.1. Exceptions Unit 
As seen in Section 1.2, the standard [IEEE Computer Society 2008] defines three vari-
ants of the power function, with two of them implemented in this work, pow and powr. 
The differences among them only impact the exception unit, in charge of handling the 
exception cases summarized in Table I. In addition to the exceptions related to infinity, 
zero, NaN, or x = 1, this unit is in charge of detecting if y is an integer, as in this case 
a negative x is allowed for the pow function. This resumes to determining the binary 
weight of the least significant 1 of the mantissa ofy. Let 
e = Ey -EQ -f + z, 
where z is the count of'0' bits to the right of the rightmost ' 1 ' bit in y's mantissa. If e 
is negative, y is fractional. Otherwise, y is an integer, and we have to extract its parity 
bit which, according to (2), determines the sign of the result. 
3.2. Logarithm 
The logarithm unit currently used is based on an iterative range reduction 
[de Dinechin 2010; Detrey et al. 2007]. As Table VI shows, this is the most time- and 
resource-consuming part of the operator. 
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Fig. 3. Detailed architecture. 
In this architecture, there is a parameter, k, such that each iteration involves reading 
a table with &-bit input, and performing a multiplication of a large number with a &-bit 
number. To match the table size with the embedded RAM size, values of k close to 10 
should be used, but then the embedded multipliers (18x 18-bits, or larger) are not fully 
exploited. A value of k = 18 is optimal for multiplier usage, but leads to prohibitively 
large tables. In this work, we use k between 10 and 12 as a trade-off, but we conclude 
that this iterative range reduction, designed before the arrival of embedded multipliers 
and RAM blocks, is not well suited to them. 
Therefore, we believe there is much room for improvement here. A natural idea is 
to use a polynomial approximation. For low-precision, this polynomial could use table-
based methods [Detrey and de Dinechin 2005] as they were in [Echeverría and López-
Vallejo 2008]. This method has been ported to FloPoCo but currently does not generate 
pipelined designs. For larger precisions, we could use a generic polynomial approxi-
mator designed for embedded memories and multipliers [de Dinechin et al. 2010a]. 
3.3. Multiplier 
As mentioned in Section 2.3, we need a rectangular multiplier, and we choose to use a 
truncated one. For large precisions, almost half the DSP blocks are saved compared to 
a standard floating-point multiplier [Banescu et al. 2010; Wires et al. 2001]. 
3.4. Exponential 
The exponential currently used [de Dinechin and Pasca 2010] is based on a table-
based [Tang 1989] reduction followed by a polynomial approximation [de Dinechin 
et al. 2010a]. The single precision version consumes only one 18x18 multiplier and 
18Kbit of RAM, which matches very well current FPGAs both from Xilinx and Altera. 
For larger precisions, the resource consumption remains moderate, as Table VI shows. 
Compared to a standard exponential unit, there have been two modifications. At the 
input, the precision is extended from the standard/" to the/" + r +gexp, as detailed in 
2.4. At the output, information from the exception unit is taken into account. 
4. EXPERIMENTAL RESULTS 
4.1. Testing 
FloPoCo comes with a parametric testbench generator framework [de Dinechin and 
Pasca 2011] that may produce arbitrary numbers of random tests for any floating-
point format or pipeline. The random generator may be overloaded in order to test each 
operator where it needs to be. This is the case here: when using uniformly distributed 
inputs, the vast majority of the results is either NaN, 0, or +oo. Testing the accuracy 
of the unit requires to focus the random number generator on inputs that result in a 
normal floating-point value. 
For each random input, the admissible outputs are computed using arbitrary-
precision arithmetic. Here, our requirement of last-bit accuracy (or faithful rounding) 
allows for two possible values of the output: the two consecutive floating-point num-
bers that correspond to the rounding up and down of the infinitely accurate result to 
the target format. 
The generated testbench feeds the random inputs to the operator, and compares the 
output to these two admissible values. An error is reported in case of a discrepancy. 
A small modification of this setup also allows us to count the percentage of correct 
rounding. 
The reported operators have been tested in this framework for several precisions 
and thousands of test vectors. We report below synthesis results for operators that 
passed all the tests they were subjected to, and are therefore faithful to the best of our 
knowledge; the testbench generator is distributed along the operator to challenge this 
claim [de Dinechin and Pasca 2011]. 
We also measured on these random tests that the operator returns the correctly 
rounded result in more than 95% of the cases. This high quality is due to the fact that 
we have a worst-case error analysis for all the subcomponents of a very large operator: 
the probability of matching all the worst cases is low. A larger gexp may also be used to 
obtain a higher percentage of correctly rounded results. 
4.2. Synthesis on Virtex-5 and StratixIV 
This section reports synthesis results for the FPPowr operators for Altera StratixIV 
(EP4SGX70HF35C2) on Quartus 11 environment, and Xilinx Virtex-5 (xc5vfxl00T-3-
ffl738) on ISE 12 environment. To illustrate that the design is fully parameterized, 
we report in Tables IV and V results obtained on these two targets for the two main 
floating-point formats, single and double, and for one intermediate precision totalling 
45 bits. In addition, Table V shows results of the generated architectures for several 
frequencies. 
For both targets, a single-precision operator consumes a few percents of the re-
sources of a high-end FPGA, and double-precision one consumes about 10%. We do not 
report post-place-and-route results of this operator alone, which would be meaningless. 
It should be noted that FloPoCo adapts the architecture it generates to the target, 
so the results on Stratix and Virtex come from different VHDL codes. 
4.3. Relative Costs of the Subcomponents 
Table VI studies the relative performance and costs of the three main subcomponents. 
The bulk of an exponentiation operator is its logarithm unit, which is also responsible 
for the critical path. This is partly due to its high accuracy (see Table III and Figure 3), 
Table IV. Synthesis Results for Stratix-4 forpowr Function 
precision 
(Af) 
8,23 
10,32 
11,52 
performance 
cycles 
35 
48 
64 
MHz 
274 
228 
195 
resources 
ALMs 
1464 
2689 
4350 
M9K 
13 
31 
57 
M144K 
1 
0 
1 
DSP 18-bit 
19 
41 
68 
Table V. Synthesis Results for Virtex-5 for powr Function 
precision 
(r,f) 
8,23 
8,23 
10,32 
10,32 
11,52 
11,52 
11,52 
performance 
cycles 
15 
27 
25 
53 
37 
62 
77 
MHz 
78 
214 
80 
271 
118 
192 
266 
resources 
Regs+Slices 
768R+ 1631L 
1260R + 1828L 
1341R + 2772L 
2857R + 3291L 
2718R + 4715L 
4511R + 5783L 
5675R + 6153L 
BRAMs 
7 
7 
8 
8 
20 
20 
20 
DSP48 
11 
11 
24 
24 
42 
42 
42 
Table VI. Breakdown into Subcomponents on the Virtex-5 Target 
precision 
(r,f) 
FPPowr 8,23 
FPLog 
FPExp 
trunc mult 
FPPowr 11,52 
FPLog 
FPExp 
trunc mult 
performance 
cycles 
27 
15 
7 
2 
62 
34 
20 
5 
MHz 
214 
214 
230 
506 
192 
192 
259 
260 
resources 
Regs+Slices 
1260R + 1828L 
886R + 1302L 
200R + 441L 
26R + 67L 
4511R+ 5783L 
2956R + 3477L 
1113R+ 1565L 
354R + 597L 
BRAMs 
7 
6 
1 
0 
20 
15 
5 
0 
DSP48 
11 
8 
1 
2 
42 
24 
11 
7 
but there is room for improvement there, as already discussed in Section 3. Should 
these improvements be implemented, the FPPowr unit will inherit them. 
4.4. Comparison with Previous Work 
Table VII compares the FloPoCo results for single precision for a target frequency 
of 200 MHz with those from [Echeverría and López-Vallejo 2008] on a Virtex-4 
(4vfxl00ffll52-12). The results from both units are very similar, only clearly differing 
in the use of BRAMs (due to the different algorithms used for the logarithm and the 
exponential functions). We point out that [Echeverría and López-Vallejo 2008] is less 
accurate, using (n0g>/iog) = (8,23) instead of the needed (8,33), losing up to 10 bits of 
accuracy for some inputs. We are also comparing VHDL code hand-tuned for a specific 
FPGA and a specific precision [Echeverría and López-Vallejo 2008] to automatically 
generated code. 
4.5. Exceptions Unit 
Finally, Table VIII summarizes the cost of the exception control unit for pow(x.y) and 
powr(x.y), which is the only difference between both operators. 
The bulk of this cost for pow(x,y) is in determining if y is an integer. However it 
remains very small with respect to the full exponentiation unit. 
Table VII. Comparison with Previous Work on Virtex-4 
Operator(r, f) 
[Echeverría and López-Vallejo 2008] (8,23) 
This work FPPow(8, 23) 
latency 
34 
36 
freq 
210 
199 
slices 
1508 
1356 
BRAM 
3 
11 
DSP 
13 
13 
Table VIII. Cost of the Exception 
Control Unit 
Slices 
(8, 23) 
pow 
23 
powr 
9 
(11, 52) 
pow 
111 
powr 
13 
5. CONCLUSION 
The availability of elementary functions for FPGA is essential for developing hardware 
coprocessors to enhance the performance of computational-heavy applications such as 
scientific computing or financial or physics simulations. Providing these functions for 
FPGA is the aim of FloPoCo project. 
In this work we have extended FloPoCo's functions set with the floating-point 
exponentiation operator, following the functions pow and powr defined in the IEEE 
754-2008 standard. This implementation is fully parametric to take advantage of 
FPGA flexibility. It is portable to mainstream FPGA families in a future-proof way. 
It is designed to be last-bit accurate for all its inputs, with a careful error analysis 
to minimize the cost of this accuracy, in particular by using truncated multiplier. We 
expect the performance to improve in the future as subcomponents, in particular the 
logarithm unit, are improved. 
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